In this paper the epitaxial process with chloride precursors has been described. In particular it has been shown that the growth rate can be increased to about 100 µm/h but higher growth rate can be difficult to reach due to the limited surface diffusion at the usual temperature of SiC epitaxy. This process gives several advantages because it gives the opportunity to increase the throughput and consequently to reduce the cost of epitaxy, using new reactor structures, and to reduce several kind of defects (Basal Plane Dislocations, Stacking Faults, Threading Dislocations) and to decrease the surface roughness at the same time.
Introduction
The homoepitaxial growth of α-SiC has been performed by liquid phase epitaxy (LPE) and chemical vapour deposition (CVD) methods. Although CVD has the advantage of the precise control and uniformity of epilayer thickness and impurity doping, the quality of the epilayers can be affected by polytype mixing. In 1986 Matsunami et al. 1 found that single crystalline 6H-SiC could be grown homoepitaxially on off-oriented 6H-SiC (0001) at low temperatures (1400-1500 °C). This technique was named "step-controlled epitaxy", since the polytype can be controlled by surface steps existing on off-oriented substrates. This technique was a real breakthrough in two senses: (a) the growth temperature could be reduced more than 300 °C; (b) the quality of the resulting epilayers was very high and suitable for device applications. Typically SiC homo-epitaxial growth is done using silane (SiH 4 ) as silicon precursor and light hydrocarbons like ethylene (C 2 H 4 ) or propane (C 3 H 8 ) as carbon precursor. Hydrogen, sometimes mixed with argon, is used as carrier gas. The growth temperature and pressure are usually between 1500 and 1650 °C and 100-1000 mbar, respectively. Mirror-like surfaces were obtained, using this process, for C/Si ratios between 1.4 and 2.5. The growth rate was almost constant with these parameters and increased proportionally with the SiH 4 flow rate. A remarkable decrease of the growth rate was observed instead for C/Si<1. 4 . These results and the analysis of the gas phase kinetics in the growth system indicate that the growth proceeds through the adsorption of Si at atomic steps and its carbonization by hydrocarbon molecules. The main limitation of this process is the low growth rate (6-7 µm/h) that is correlated to the slow silicon diffusion through the stagnant layer. Furthermore, the Si/H 2 ratio is limited to a maximum value of 0.05%; above this value homogeneous nucleation of silicon droplets in the gas phase occurs. This phenomenon causes the depletion of the precursors in the gas phase available for the deposition and a worsening of the surface quality. The standard chemistry for the CVD growth of SiC has been extensively studied and reviewed elsewhere 2, 3, 4, 5 Recently, high voltage SiC devices with breakdown voltages on the order of 10 kV have been realized. These new devices include: power DMOSFETs 6 , implanted VJFETs 7 , PiN diodes 8 and Schottky diodes 9 . To obtain a breakdown voltage between 10 and 11 kV an epitaxial layer thickness on the order of 80-100 µm is needed if the doping density is in the 10
These high power devices can be used for the realization of a solid state transformer (SST) 11 that is one of the key element of the future power grid where a considerable amount of energy will come from renewable energy resources. In fact, one of the major challenges to the wide spread adoption of renewable energy is the ability to store and control the wide variety of different energy resources that can have also very different scales: starting from the large-scale centralized installations (such as wind and solar farms), to the small-scale power station of the single house. With SiC high power devices, it is possible to realize a solid state transformer working at high frequency that is much smaller of a traditional transformer with a much lower switching losses. Furthermore, to obtain good yield, on the large devices needed to carry high currents, a low defects density in both the substrate and epitaxial layer is necessary. In particular, for the epitaxial layer, it is necessary to realize a process that introduces a low density of stacking faults and point defects/particles. Furthermore, a small portion of basal plane dislocations (BPDs) propagates into the epilayers from the substrate, and acts as a primary source of stacking faults, which can expand under forward current conduction degrading the on-state characteristics of SiC bipolar devices 12 . Regarding deep traps in SiC, correlation with carrier lifetime has been suggested 13, 14 . Therefore, the reduction of deep traps is also required to realize high-voltage SiC bipolar devices. Recently, several different epitaxial growth techniques have been used to obtain very high growth rates and thick epitaxial layers. The first technique was based on the utilization of a vertical chimney reactor that resulted in a growth rate of 10-25 µm/h with a good surface morphology and epilayer quality, comparable with the traditional hot wall horizontal reactor 15 . Higher growth rates of about 100 -200 µm/h have been obtained by the sublimation epitaxy technique 16 . In this case the quality of the material is lower with respect to the standard epitaxial growth system and several defects have been observed. Also low pressure CVD (in the 50 Torr range) with the usual silane -propane precursors has been used to increase the growth rate up to 50 µm/h in a single wafer reactor 17 . No results are available for this technique on a large industrial reactor with a large reaction region. A new epitaxial process that overcomes these limitations has been developed 18, 19 in a hot wall horizontal epitaxial reactor and it represents a second breakthrough in SiC epitaxy. The growth rate has been increased with respect to the standard process by increasing the silane flow combined with the introduction of HCl in the deposition chamber. This process produced a very high deposition rate (> 100 µm/h) with good surface morphology (RMS ≈ 0.3 nm), high minority carrier lifetime (≈ 1 µs) 20 and good thickness and doping uniformity. In a different approach, 4H-SiC epitaxial layers have been grown using trichlorosilane (TCS) as silicon precursor together with ethylene as carbon precursor. 21, 22, 23 TCS is the typical precursor used in silicon epitaxy for its safety (it is not pyrophoric at room temperature) and stability in industrial processes and it does not show homogeneous nucleation of silicon droplets in the gas phase. In fact, the simple replacement of SiH 4 with SiHCl 3 (TCS) produces a significant alteration of the species involved in the reaction 24 . The key is the shift from Si to SiCl 2 as the dominant Si containing species for the growth. While atomic Si is the main chemical species responsible for the homogeneous nucleation of silicon droplets in the gas phase, SiCl 2 is very stable gas and thus remains available to contribute to the film growth while suppressing homogeneous gas phase nucleation of Si during the growth. 24 Schottky diodes realized on the epitaxial layers grown with this process show good electrical characteristics and high yield. 19, 22, 23, 25, 26, 27 This process is therefore extremely interesting for high voltage SiC devices with breakdown voltages of about 10 kV. Another process recently proposed was based on the use of methyltrichlorosilane as a single gaseous precursor 28 , 29 . Using this single precursor growth rates higher than 100 µm/h can be reached with good epitaxial layer quality. Unfortunately no electrical data are available for this new process and, from the first result, it seems that the main limitation is related to the use of a single precursor that fixes the C/Si ratio to 1. To change this ratio, which is very important when doped
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Silicon Carbide and Related Materials 2012 layers are needed, it is necessary to introduce the classical precursors (silane and propane) into the reactor. Thus, the process becomes more complicated because there must be three different precursors, one of which may be silane which brings to the problems previously described. In this paper epitaxial growth by chlorinated precursors will be reviewed in detail and the effect of the high growth rate process on the throughput of different epitaxial reactor structures will be shown. The high throughput obtainable with this process can have a large impact on the cost reduction of the epitaxial growth process. Furthermore, the high growth rate process gives another process parameter that can be used to decrease the density of several defects (BPDs, SSFs, TDs, …) and to increase the final yield of the power devices.
High growth rate and throughput
One of the biggest problems of the epitaxial process is the high cost of this process. In fact, for a 1.2 KV Schottky diode the cost of the only epitaxial process reaches the 25% of the total cost of the device. This cost even increases increasing the epitaxial layer thickness. In the case of silicon, the cost of the material (bulk and epitaxy) does not exceed the 10% of the total cost of the device. Then in 4H-SiC it is necessary to reduce the cost of epitaxy (and much more important the cost of the substrate) and to reduce the density of defects to increase the yield of the devices. In fact several defects are presents in the SiC epitaxy decreasing the yield and then increasing the total cost of the device. The main defects are the following: epi-stacking faults which produce the failure of the devices, the SSFs which produce a shift of the bipolar characteristics, the step-bunching which increases the leakage current in the Schottky diodes and finally several point defects that produce a reduction of the minority carrier lifetime.
With the standard epitaxial process using silane, it has been observed that increasing the Si/H2 ratio over the 0.05 % silicon precipitation in the gas phase is observed. 18 This phenomenon limits the maximum growth rate obtainable with this process to 6-8 µ/h. Introducing HCl in the reaction chamber this limit can be removed and the growth rate can be increased without the problem of the silicon precipitation in the gas phase. 18 The first effect of the introduction of HCl or chloride precursors is that the growth rate can be increased from the usual 6-8 µm/h of the silane process to about 100 µm/h. For a fixed dilution ratio, the growth rate obtained with the addition of HCl and that one with the substitution of SiH 4 by TCS has the same value within experimental error. Different off-cut angles (4° or 8°) also do not change the growth rate. 22 No homogeneous gas phase nucleation has been observed even at this very low dilution ratio (0.6%), so that the main limitation on the maximum growth rate achieved with this process is due to the gas phase nucleation but essentially connected to the surface diffusivity. After increasing the growth rate it is necessary to increase the surface diffusivity and then to increase the growth temperature. Then the limited surface diffusion is the main limitation of the high growth rate process. To increase the surface diffusion the deposition temperature should be increased and the C/Si ratio should be decreased. Then the process window starts to become narrow and growth rate larger than 100 µm/h can be difficult to reach on large area. The high growth rate process can have a strong influence on the throughput of the epitaxy process and then also on the cost of the process. To realize this simple calculation we have done the following assumption: a) We have fixed the ramp-up and the ramp-down time. This one is a very simple assumption but in reality increasing the reactor dimension the thermal mass increases and then also these ramp times should increase. b) With the introduction of a load lock chamber we have supposed to introduce the wafer at 900 °C and to completely eliminate the time used to degas the reaction chamber. In this way, using the same type of ramp we have calculated the new ramp-up and ramp-down time.
Using these assumption we have calculated the throughput of different reactors: a large batch reactors with 6 wafers that grows the epitaxy at low growth rate with the usual silane process, a small batch reactor with three wafers that can go at high growth rate, and a single wafer reactor with a load lock and the introduction of the wafer at high temperature. In this last case we have also done the same calculation using a cluster of two single wafer reactors with load lock. Then we have calculated the throughput for three different classes of devices with different epitaxial layer thickness going from 6 µm to 80 µm.
In the case of the 6 µm epi layer (Fig. 1a) we can see from these calculations that the large batch reactor has the highest throughput, even using a low growth rate process while the single wafer with load lock starts to be competitive with very high growth rate around 100 µm/h. The cluster with two single wafer reactors with load lock reaches a good throughput with growth rate larger than 15 µm/h. In the case of 80 µm epi layer (Fig. 1b) for high voltage devices, the small batch with high growth rate can have the highest throughput and the cluster with 2 single wafer reactors starts to be the system with the highest throughput from a growth rate of 60 µm/h.
Growth rate and defects
Another advantage of this the high growth rate process is the increase of devices yields on a processed wafer,. This yield increase is because at high growth rate several extended defects (BPDs, SSFs, carrots, …) can be closed producing an increase of the yield of Schottky diodes. 22 The growth rate has a large impact also on the density of BPDs. In Fig. 2 the growth rate dependence of the ratio of BPD density in epilayers to that in substrates is reported. Since a clear decrease in BPD density was observed with increasing the growth rate, both in a standard silane process at low pressure 17 or using TCS as silicon precursor, 30 the growth rate should be the main factor in the BPD reduction. It has been suggested that the BPD-TED conversion is enhanced when two partial dislocations, which are formed through dissociation of an initial BPD, meet and are combined into one perfect BPD. 31 A similar phenomenon may take place in fast epitaxial growth. This reduction of BPD produces also a low density (Fig. 2) of Single Shockley Faults (SSFs), the main defects that limit the commercialization of efficient and stable bipolar devices. Generally SFs lead to a reduction of carrier lifetime and an increase of the leakage current. In particular the Single Shockley Fault (SSF) is considered the responsible of progressive degradation of electrical properties of bipolar devices. In fact it is commonly known that a SSF can be generated after the growth by the dissociation of a basal plane dislocation (BPD) into two partial dislocations and it has been demonstrated that a high 
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Silicon Carbide and Related Materials 2012 e-h pairs density (due to current or due to high power optical pumping) can supply the energy to open and to enlarge SSFs with a mechanism based on the recombination enhanced dislocation glide (REDG). 32, 33 The high growth rate process does not influence the crystallographic quality of the epitaxial layer. In fact if we compare the distribution of the (0004) rocking curve on the entire 4 inches wafers grown at high and at low growth rate (not shown) we can observe that the wafer grown at high growth rate presents a distribution slightly shifted to lower values with respect to the wafer grown at low growth rate. This shift evidences a better crystallographic quality of the epitaxial layer grown at high growth rate. By performing rocking curves on three surface-related planes, i.e. (0004), (0008) and (00012), the Williamson-Hall plot, reported in Fig.3 , can be plotted. By analyzing the y-axis intercept (lateral correlation length of the probing beam) and the slope (linked to disorientation or tilting of the crystal) of each straight line, assuming a Burgers vector of threading dislocations (TDs) equal to c, 34 the TDs density of each sample can be obtained. It can be observed that the TDs density in the case of the high growth rate epitaxy is about a factor two less than in the epitaxial layer grown at low growth rate. In fact in the epitaxial layer grown at 4 µm/h, the density of the threading dislocations obtained from the Williamson-Hall plot is about 4 x 10 4 cm -2 , while in the case of the epitaxial layer grown at 27 µm/h the threading dislocations density is about 2 x 10 4 cm -2 . From a complete analysis of the two different epitaxial layers by XRD both in in-plane diffraction and reciprocal space mapping on different planes, it is observed that looking to the planes parallel to the steps, i.e. parallel to the (11) (12) (13) (14) (15) (16) (17) (18) (19) (20) plane, the epitaxial layers grown at different growth rates show the same behaviour. Instead, looking to the planes orthogonal to the steps, i.e. parallel to the (1-100) plane, it is observed that these planes present a lower stress in the high growth rate epitaxial layer.
This behaviour is evident in the reciprocal space mapping on the (1-100) plane showed in Fig. 4a and 4b. In fact, from these measurements can be observed that the tilt of the crystal is similar in the two epitaxial layers (broadening along the horizontal axis q x ), while the residual stress (broadening along the vertical axis q z ) is lower in the epitaxial layer grown at 27 µm/h (figure 4b). This behaviour can be related to the decrease of the step-bunching reported in the paper of Camarda et al. 35 .
Conclusions
In this paper has been shown that the high growth rate process using chloride precursors can reduce the high cost of silicon carbide epitaxy, increasing the wafer throughput using new reactor structures. Furthermore, this process can reduce the cost of the final device also increasing the yield. In fact, with this process it has been observed a reduction of BPDs, SSFs, stepbunching 35 , threading dislocations and stress. 
